





	F11	F12	F13	F14	F21	F22	F23	F24	F31	F32	F33	F34	F41	F42	F43	F44
F11	-	-	-	-	-	0	0	0	-	0	0	0	-	0	0	0
F12	-	-	_	-	0		0	0	0	-	0	0	0	-	0	0
F13	-	-	-	_	0	0	•	0	0	0	-	0	0	0	-	0
F14	-	-	-	-	0	0	0	-	0	0	0	1	0	0	0	-
F21	1	0	ö	0	-	-	_	-	•	0	0	0	-	0	0	0
F22	0		0	0		_	-	_	0	-	0	0	0	-	0	0
F23	0	0	_	0	-		_	-	0	0	-	0	0	0	-	0
F24	0	0	0	-	-	-	-	-	0	0	0	-	0	0	0	-
F31	-	0	0	0	-	0	0	0	-	_	-	-	_	0	0	0
F32	0	-	0	0	0	-	0	0	-	₩	-	-	0	-	0	0
F33	0	0	_	0	0	0	_	0	-	-	-	-	0	0	-	0
F34	0	0	0	-	0	0	0	-	-	-	-	-	0	0	0	-
F41	-	0	0	0	-	0	0	0	_	0	0	0		-	-	
F42	0	-	0	0	0	-	0	0	0	-	0	0	-	-	-	-
F43	0	0		0	0	0	_	0	0	0	-	0	+-	-	-	_
F44	0	0	0	-	0	0	0	-	0	0	0	-	-	-	-	-


FIG. 7






















FIG. 14









FIG. 17








FIG. 18b













FIG. 21














```
module register (clock, reset, d, q);
input clock, d, reset;
output q;
reg q;
always@(posedge clock or negedge reset)
  if(~reset)
     q = 0;
  else
     q = d;
endmodule
module example;
  wire d1, d2, d3;
wire q1, q2, q3;
  reg sigin;
  wire sigout;
  reg clk, reset;
  register reg1 (clk, reset, d1, q1);
  register reg2 (clk, reset, d2, q2);
  register reg3 (clk, reset, d3, q3);
   assign d1 = sigin ^ q3;
   assign d2 = q1 ^ q3;
   assign d3 = q2 ^ q3;
   assign sigout = q3;
   // a clock generator
   always
  begin
     clk = 0;
     #5;
     clk = 1;
     #5;
  end
   // a signal generator
   always
   begin
     #10;
     sigin = $random;
   end
   // initialization
   initial
   begin
     reset = 0;
     sigin = 0;
      #1;
     reset =1;
     $monitor($time, " %b, %b", sigin, sigout);
     #1000 $finish;
   end
   end module
```





FIG. 27

```
module register (clock, reset, d, q);
input clock, d, reset;
output q;
reg q;
always@(post edge clock or negedge reset) Register definition
     q = 0
                                                 900
   else
     q = d;
endmodule
module example;
   wire d1, d2, d3;
                         Wire interconnection info
  ware q1, q2, q3;
                              907
  reg sigin;
                       Test-bench input -- 908
  wire sigout;
                    - Test-bench output -- 909
  reg clk, reset;
S1 register reg 1 (clk, reset, d1, q1);
S2 register reg 2 (clk, reset, d2, q2); Register component
S3 register reg 3 (clk, reset, d3, q3);)
S4 assign d1 = sigin ^ q3;
S5 assign d2 = q1 ^ 3;
                              Combinational component
S6 assign d3 = q2 ^ q3;
S7 assign signout = q3;
  // a clock generator
  always
  begin
     clk = 0:
                         Clock component
     #5;
     clk = 1;
     #5;
  end
  // a signal generator
  always
  begin
                           Test-bench component (Driver)
    sigin = $random;
  // initialization
  initial
 -begin
    reset = 0;
                        Test-bench component (initialization)
    sigin = 0;
    #1;
                          905
    reset = 1;
    #5;
                                               Test-bench
    $monitor($time, "%b, %b", sigin, sigout) component
#1000 $finish;
  end
                                                     906
  end module
```









FIG. 30





HARDWARE MODEL








÷











I/O PIN OVERVIEW OF FPGA LOGIC DEVICE





FIG. 36

FPGA INTERCONNECT BUSES



BOARD CONNECTION - SIDE VIEW





FIG. 38(a)






FIG. 39

FPGA ARRAY CONNECTION BETWEEN BOARDS




FIG. 40(a)









FIG. 40(b)














```
2x30 HEADER, SMD, COMPONENT SIDE

1841
2x30 RECEPTACLE, SMD, SOLDER SIDE


1842
2x45, 2x30 HEADER, THRU HOLE, COMPONENT SIDE


1843
2x45, 2x30 RECEPTACLE, THRU HOLE, SOLDER SIDE


1844
R-PACK, SMD, COMPONENT SIDE


1845
R-PACK, SMD, SOLDER SIDE
```

FIG. 43










SIMULATION SERVER ARCHITECTURE






FIG. 49

JOB SWAPPER




FIG. 50




FIG. 51

PRIORITY I $\begin{cases} JOB & A \\ JOB & B \end{cases}$ PRIORITY II $\begin{cases} JOB & C \\ JOB & D \end{cases}$

TIME-SHARED HARDWARE USAGE:









FIG. 52





















MEMORY READ DATA DOUBLE BUFFER









Typical User Design of PCI Add-on Cards





FIG. 64

Typical Hardware/Software Co-Verification



_____: DUT (Device Under Test)

FIG. 65

Typical Co-Verification by Using Emulator




FIG. 66

running time at emulation speed

The rest of the target system is running at full speed.

Reconfigurable Computing (RCC) Array Memory in test bench HARDWARE MODEL OF USER DESIGN ~2090 2087 2086 _ 2084 SIMULATION 2094 2093— Other IO of Hardware Model PCI BUS clocks 2091 PCI Interface 2089 PCI BUS 2081 System (with Software Model) -2082 RCC Computing Test bench 2083 clocks System

-2088

Incorporate into RCC Array

2092

2085

FIG. 67

CO-VERIFICATION WITHOUT EXTERNAL I/O




FIG. 68

CO-VERIFICATION WITH EXTERNAL I/O




FIG. 69

CONTROL OF DATA-IN CYCLE




FIG. 70

CONTROL OF DATA-OUT CYCLE 2327 2328 wire1 wire4 wire3 2329 2300 2305 2307 **CTRLXM** latch -2323 2308 2325 2306 2326 latch -2324 2309addr Ext_out_en look up table 2304~ 6 LUT addr 5 F_RD For CHIPQ_1 counter 2367 0 0 0 0 0 1 0 0 For CHIPm1 -2321 0 0000..... 2322 _2302 -2303 -2301 CTRL1 CHIP0 2339 3-STATE 23602314 2348 2330 or 2361 F_D0 ~2334 **BUF** LD0 2343 2315 2353 2349 231Ó From interna _2335 and nodes H2S 2344 2354 LOCAL 2340-2345-2316 BUS LD3 2336ے -2331 FD3 or H2S1PTR22355 2362 2311 2363 2341 ~2337 -2332 FD1 2320 and LD' H2S PTR3 2342~2312 FD4 _2338 **2333** LD4 H2S_PTR4 23131 2357 2318 DATA_ XSFR, H2S_PTR[4:0] - 2319 F_RD (for both H2S Pointer State data and H2X machine 23₅₉data) 2358

FIG. 71

CONTROL OF DATA-IN CYCLE




FIG. 72

CONTROL OF DATA-OUT CYCLE




FIG. 73






FIG. 74


SHIFT REGISTER




HOLD TIME ASSUMPTION FOR SHIFT REGISTER




MULTIPLE FPGA MAPPING FOR SHIFT REGISTER



HOLD TIME VIOLATION BY LONG CLOCK SKEW



CLOCK GLITCH PROBLEM








FIG. 78



(Prior Art)

FIG. 79

TIGF LATCH







FIG. 80(B)

Original DFF Original DFF S Q Q 2490 FIG. 81(A)



GLOBAL TRIGGER SIGNAL




FIG. 82

RCC System




FIG. 83




FIG. 84

SINGLE-ROW FPGA PER BOARD




FIG. 85

TWO-ROW FPGA PER BOARD




FIG. 86

THREE-ROW FPGA PER **BOARD** FPGA2 **BOARD 3** FPGA1 FPGA0 S5 C5 <u>C</u>6 FPGA0 **BOARD 2** FPGA1 FPGA2 FPGA2 **BOARD 1** FPGA1 FPGA0 SH

FIG. 87

FOUR-ROW FPGA PER BOARD




FIG. 88

INTERCONNECT FOR THREE-ROW PER BOARD

I/O Signals	Odd Board	Even Board	Common Board
	Connector-Group Pin-position	Connector-Group Pin-position	Connector-Group Pin-position
FPGA2_N	C1	S1	C1, S1
FPGA2_NH	C2	S3	C2, S3
FPGA1_NH	С3	S2	C3, S2
FPGA0_S	S4	C4	C4, S4
FPGA0_SH	S5	C6	C6, S5
FPGA1_SH	S6	C5	C5, S6




FIG. 90




FIG. 91




FIG. 92

Clock Specification




FIG. 93

Clock Generation Scheduler w/ Slices




FIG. 94

Clock Generation Slice





FIG. 95

Clock Generation Scheduler and Slices







FIG. 97






FIG. 98B